

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FII	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/625,695	07/24/2003		Kazuhiro Nakajima	8053-1016	9942	
466	7590	05/09/2006		EXAMINER		
YOUNG &	THOMP	SON	NADAV, ORI			
745 SOUTH 23RD STREET 2ND FLOOR				ART UNIT	PAPER NUMBER	
ARLINGTO		2202		2811		
			·	DATE MAILED: 05/09/2004	DATE MAILED: 05/09/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/625,695	NAKAJIMA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Ori Nadav	2811				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period versions after the reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	N. sely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 14 M	<u>arch 2006</u> .					
2a)⊠ This action is FINAL . 2b)☐ This	action is non-final.					
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
 4) ☐ Claim(s) 1.3-8.24 and 26-30 is/are pending in the same state of the above claim(s) is/are withdraw sis/are allowed. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1.3-8.24 and 26-30 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or 	vn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the correction of the cor	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau * See the attached detailed Office action for a list of the priori application for a list of the priori application from the International Bureau * See the attached detailed Office action for a list of the priori application fo	s have been received. s have been received in Application ity documents have been receive I (PCT Rule 17.2(a)).	on No d in this National Stage				
		•				
Attachment(s)	·					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:					

Application/Control Number: 10/625,695

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3-8 and 24, 26-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shea et al. (6,694,208) in view of Applicant Admitted Prior Art (AAPA).

Regarding claims 1, 24, and 29-30, Shea et al. teach in related text (column 1, lines 20-25 and column 2, lines 57-65) a production process for producing plurality of a semiconductor devices on chip areas which are defined on a wafer, which production process comprises:

processing said wafer such that each of said chip areas is produced as a semifinished semiconductor device by forming a first metal wiring layer on each of said chip areas;

subjecting said wafer to a provisional yield-rate test in which it is examined whether each of the semi-finished semiconductor devices on said wafer is acceptable or unacceptable; and

further processing said wafer such that each of said chip areas is produced as a finished semiconductor device when said wafer passes said provisional yield-rate test,

wherein a yield-rate of acceptable semi-finished semiconductor devices is found in said provisional yield-rate test, and it is determined that said wafer has passed said provision yield-rate test when said yield-rate exceeds a predetermined permissible rate. Shea et al. do not explicitly state that the further processing of said wafer include forming a second metal wiring layer on said first metal wiring layer.

AAPA teaches in figures 16 and 17 and related text (pages 1-5 and 35-38) further processing of said wafer includes forming a second metal wiring layer 48' on a first metal wiring layer 16'.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to further process said wafer of Shea et al. by forming a second metal wiring layer on said first metal wiring layer in order to obtain operational device by providing electrical connections to the device.

Regarding the claimed limitations of a yield-rate of acceptable semi-finished semiconductor devices is found in said provisional yield-rate test, and it is determined that said wafer has passed said provision yield-rate test when said yield-rate exceeds a predetermined permissible rate, these features are inherent in Shea et al.'s device, because Shea et al. teach a yield-rate of acceptable semi-finished semiconductor devices is found in said provisional yield-rate test, and then it determined that said wafer has passed said provision yield-rate test. The method for determining whether said wafer has passed said provision yield-rate test is done by counting the number of regions which failed and by dividing the number of defective chips by the total number

Page 4

of chips (column 2, line 66 to column 3, line 21). This is synonymous to determining whether said yield-rate exceeds a permissible rate.

Regarding claims 5-6, Shea et al. teach subjecting said wafer to a genuine yield-rate test which it is examined whether each of the finished semiconductor devices on said wafer is acceptable or unacceptable thereby find a yield-rate of acceptable finished semiconductor devices; and finally processing said wafer when said wafer passes said genuine yield-rate test,

wherein a yield-rate of acceptable finished semiconductor devices is found in said genuine yield-rate test, and it is determined that said wafer has passed said genuine yield-rate test when said yield-rate exceeds a predetermined permissible rate,

wherein said customized wiring-arrangement section has a plurality of electrode pads formed on an uppermost surface thereof, and said genuine yield-rate test is carried out, using the electrode pads of said customized wiring-arrangement section,

Regarding claims 3-4, 7-8 and 26-28, AAPA teaches first metal wiring layer is formed as a basic wiring-arrangement section to define plural kinds of basic electronic component formation areas in each of said chip areas, and second metal wiring layer is formed as a customized wiring-arrangement section to establish electrical interconnections among said basic electrical component formation areas in accordance with a customer's request, wherein said basic wiring-arrangement section has a plurality of electrode pads

58' formed an uppermost surface thereof, for carrying out said provisional yield-rate test, wherein said basic wiring-arrangement section is formed as a multi-layered wiring-arrangement section 16' (see figure 16) composed at least two metal circuit pattern layers 36', 40' and at least one insulation layer 38' alternately laminated on each of said chip areas, and said customized wiring-arrangement section 48' is formed as a multi-layered wiring-arrangement section composed of at least two metal circuit pattern layers and at least one insulation layer 54 alternately laminated on said basic wiring-arrangement section.

Therefore, prior art's device (that is, Shea et al.'s device modified by using AAPA's teachings) comprises a first metal wiring layer is formed as a basic wiring-arrangement section to define plural kinds of basic electronic component formation areas in each of said chip areas, and second metal wiring layer is formed as a customized wiring-arrangement section to establish electrical interconnections among said basic electrical component formation areas in accordance with a customer's request, wherein said basic wiring-arrangement section has a plurality of electrode pads formed an uppermost surface thereof, for carrying out said provisional yield-rate test, wherein said basic wiring-arrangement section is formed as a multi-layered wiring-arrangement section composed at least two metal circuit pattern layers and at least one insulation layer alternately laminated on each of said chip areas, and said customized wiring-arrangement section composed of at least two metal circuit pattern layers and at least one insulation layer alternately laminated on said basic wiring-arrangement section.

Regarding claims 24 and 29, Shea et al. teach first and second test sections (column 2, line 2-17 and 49-50).

Regarding claim 29, the claimed limitations of first and second test sections electrically connected to an active region of said chip area are inherent in prior art's device because the first and second test sections test the metal layers which in turn must be electrically connected to an active region of said chip area.

Response to Arguments

Applicant argues that Shea et al. do not teach that said wafer has passed said provision yield-rate test when said yield-rate exceeds a predetermined permissible rate.

The claimed limitations of said wafer has passed said provision yield-rate test when said yield-rate exceeds a predetermined permissible rate, are inherent in Shea et al.'s device, because Shea et al. teach a method for determining whether said wafer has passed said provision yield-rate test is done by counting the number of regions which failed and by dividing the number of defective chips by the total number of chips (column 2, line 66 to column 3, line 21). This is synonymous to determining whether said yield-rate exceeds a permissible rate.

Applicant argues that AAPA does not perform a provisional yield-rate test and thus would not need a plurality of electrode pads formed on a basic wiring section to

carry out the provisional yield-rate test. Applicant further argues that AAPA teaches electrode pads and a plurality of conductive leads 60 are simultaneously formed on the insulation layer 54' at an outer peripheral area surrounding the uppermost metal circuit pattern layer, and such insulation layer is formed on top of and after the basic wiring-arrangement section has been formed, and thus a plurality of electrode pads are not formed on an uppermost surface of a basic wiring-arrangement section (first metal wiring layer).

Shea et al. teach performing a provisional yield-rate test. AAPA teaches a plurality of electrode pads formed on an uppermost surface of a metal wiring layer (which includes the basic wiring-arrangement section). It is well known in the art that tests are formed via pads. Therefore, a provisional yield-rate test is performed in prior art's device by using a plurality of electrode pads.

Applicant argues that even if Shea et al. inherently teach first and second test sections electrically connected to an active region, which applicants assert it does not, nevertheless, Shea et al. do not teach or suggest that the first and second test sections are electrically connected to said active region (the same active region) as recited.

Shea et al. teach first and second test sections (see e.g. column 2, lines 49-50) electrically connected to an active region (since the tests are conducted in the same memory cell). Therefore, Shea et al. teach that the first and second test sections are electrically connected to said active region (the same active region) as recited.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660. The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Application/Control Number: 10/625,695 Page 9

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

O.N. 5/7/06 ORI NADAV PRIMARY EXAMINER TECHNOLOGY CENTER 2800